

High Speed Input/Output Board

Logic Drawings

HSIO Board

1. HSIO0 - *this page*
2. pHSIO01 - *drawings of fuses*
3. HSIO02.sily - *Display controller parts list*
4. HSIO03.sily - *Display controller parts list*
5. HSIO04.sily - *Disk controller parts list*
6. HSIO05.sily - *Disk controller parts list*
7. HSIO06.sily - *Stichweld layout*
8. HSIO07.sily - *proposed PWB layout*

Display Controller

1. HSIO22 - *51 MHz Clock Dividers and ECL Terminators*
2. HSIO23 - *Cycles, Clicks and Display counter*
3. HSIO24 - *Display Output Machine and Control register*
4. HSIO25 - *Data FIFO and Border Register*
5. HSIO26 - *Control FIFO Data Path*
6. HSIO27 - *Read Machine; Word Counter & End Conditions*
7. HSIO28 - *LCAS & LRAS' Generation*
8. (p/s)HSIO29 - *Discretes, Connectors*

Disk Controller

8. HSIO47 - *Control and Write Data registers*
9. HSIO48 - *Status / Test Multiplexer, ReadData Register*
10. HSIO49 - *Service Request, Overrun and Word Status Buffer*
11. HSIO50 - *Serializer / DeSerializer*
12. HSIO51 - *Field / Word Machine*
13. HSIO52 - *MFM Encoding, Pre-Compensation and Address Mark Gen.*
14. HSIO53 - *Disk Output Buffers and Drivers*
15. HSIO54 - *Logic for Phase Decoder*
16. HSIO55 - *Disk Input Buffers and Receivers*
17. HSIO56 - *Miscellaneous Input Clocks and Multiplexing*
18. HSIO57 - *Data Separator and Address Mark Detection*
19. HSIO58 - *Input Multiplexer*
20. sHSIO59 - *Disk Cables Connections for stichweld card*
21. pHSIO59 - *DiskCables, Terminators for PWB card*
22. sHSIO60 - *Discrete Phase Decoder Oscillator, Stichweld version*
23. pHSIO60 - *Discrete Phase Decoder Oscillator, PWB version*
24. sHSIO61 - *Discrete Phase comparator, Stichweld Version*
25. pHSIO61 - *Discrete Phase comparator, PWB version*

Other Documentation


This file is in: [Iris]<Workstation>HSIO>HSIO-Rev-R.press
[Iris]<Workstation>HSIO>HSIO-R.dm
[Iris]<Workstation>HSIO>HSIO-R.wl


All logic drawings in Press format
All design Automation info about HSIO board
Wirelist for this rev of HSIO board

[Iris]<Workstation>HSIO>DDC-Rev-R.DocDm
[Iris]<Workstation>HSIO>DDC-Rev-R.press
[IRIS]<Workstation>HSIO>Proms>DDCProms-Rev-A.dm
[Iris]<Workstation>HSIO>WSD-Rev-C.DocDm
[Iris]<Workstation>HSIO>WSD-Rev-C.press
[Iris]<Workstation>HSIO>Proms>DisplayProms-Rev-A.dm


Disk Documentation in Sil and Bravo formats
All Disk Documentation in Press format
Disk Prom Programs
Display Documentation drawings, Timing Diagrams
All Display Logic, Timing diagrams in Press format
Display Prom Programs


XEROX	Project	Reference	File	Designer	Rev	Date	Page
SDD	Dandelion	High Speed I/O Board	sHSIO00.sil	Crane, Davies	R	10/22/80	0







XEROX	Project	Cycles, Clicks, & Display Counter	File	Designer	Rev	Date	Page
SDD	WS		sHSIO23.sil	Crane	R	10/22/80	23











DCAS' is active only when Disp/Proc.' is high.

DCAS' increments counters. State machine generates EndRndRead when the allotted number of accesses for the mix of page and full accesses has been reached for a given round (4 clicks out of 5). Page/Full' goes low whenever the conditions for a full access are met.

When the word counter reaches 63, it resets to 0 and the InhibitRead signal is asserted, which prevents the Read Machine from restarting until it is reset by CtrDataFifo'.




Common gate input
to this 10124 is
connected to InhibitRead'.




Terminators are shown on the clock page.

XEROX SDD	Project WS	LCAS & LRAS' Generation	File shSIO28.sil	Designer Crane	Rev R	Date 10/22/80	Page 28
--------------	---------------	-------------------------	---------------------	-------------------	----------	------------------	------------

This is a platform of discretes used to filter the video,
Hsync and VSync' signals











The connector is a 15 pin Female
D connector located on the
bottom edge of the card. The
pin numbers shown are
the actual pin number + 750.



These RDIV16's are being used as
ECL terminators, so their power connections
must change to reflect ECL conventions.

Buffer X bus to reduce loading.






Termination Packages A, B, C, D, E above are
100 ohm termination to -2 V
Allen-Bradley part no. 316E161261



Pin 16 on each termination package is connected
to GND and Pin 8 to VEE (-5.2 V). This is done on
pWSD09.sil and sWSD09.sil where there is more room.
This connection make the termination compatible
with normal ECL power rules.

Note:


The prefix # % in front of chip position causes the chip to
be wired upside down in socket. This prevents cutting of
ground connections on stitchweld card.
The suffix ! prevents Route from attempting automatic
terminator assignment since DO stitchweld card has none defined.
Subnet wiring order for a net is done by appending to the net name
a ! followed by the wiring sequence number of the node in the net.
Automatic terminator assignment is inhibited by use of ! as the
last character in the character string of the net. This must occur
after the subnet feature if it is also being used.




Status/Test Multiplexer



ReadData Buffer Register





SKY




SKY


NRZClock'
WordBoundry'



ReadData Register








SKY




SKY


NRZClock'
WordBoundry'

32 ←KIData'





SerialNRZ Shift Register and Error Checking







Using an S74 instead of the LS273 speeds up WordBoundary' so it will change before the RawCRCError indicator from the 9401 CRC Checker. This allows us to latch the CRCError signal directly using WordBoundary'. The RawCRCError signal is too slow to latch into the Word Status buffer register using NRZClock'. There is then a race between WordBoundary' and RawCRCError after NRZClock rises. Using the faster S74 here ensures WordBoundary' wins.




DWriteEnable is delayed 5 bit times to let
Pre-comp shift reg clear out at end of write operation.





The use of UWriteEnable prevents a race between WriteGate' and ReadGate'. If BWriteEnable were used, there would be a race between BTransferEnable and BWriteEnable when finishing a write op that could glitch ReadGate', causing a WriteFault. Since BTransferEnable is faster than UWriteEnable, there is a ~20 ns glitch in ReadGate' at the beginning of a Write Op. This causes NRZClock to pause, but only temporarily.







This is a Beckman RPack number
898-5-R220/330.




SyncRcvMFM

The derived NRZ data is supplied on
 AdrMkCnt.2, the derived NRZClock
 on AdrMkCnt.4. The clock changes
 only in the middle of a data bit, not
 at its end. The Data and clock are
 not valid until AdrMkFound is.






The 50 pin cable to the SA1000 drive has been reduced to 37 lines so the 37 pin connector on the stichweld board may be used.
The connector on the stichweld board is a 37 pin female in the TOP position. Its pins are numbered 101-137
Signals not referenced on the drive's 50 pin cable are not connected to the stichweld board.




In addition, GND to pins 1,23, 25,27, 29, 31 and 45 of 50 conductor cable

* Breaks in consecutive numbering

The 16 pin data cable is installed in a DIP socket




This is called "DConn"



These termination resistors are mounted in the unused holes of 20 pin sockets holding 14 pin chips. They are each 51 ohms.


This resistor supplies logical one to the board It is also 51 ohms



C103 is a 1.0 uF tantalum capacitor


L101, 22 uH
L102, 12 uH
C108, 1.0uF
R111, 100 ohm
Q101, 2N5770

C118, 150 pF
R110, 470 ohm
R103, 510 ohm
C107, 0.1 uF




LM741

R127, 1.0 KOhm
C134, 0.47 uF
C132, 0.027 uF
R117, 510 ohm
C131, 0.0027 uF
R126, 110 ohm




C119 is a 1.0 uF tantalum capacitor
CR103 is an MV1404 VariCap, used to control the oscillator frequency.


R112, 510 ohm
C120, 0.1 uF
C119, 1.0 uF
R105, 4.7 KOhm
R113, 200 KOhm
C110, 2.0 uF
CR103, MV1404
C124, 47 pF
C123, 100 pF




R125, 2.0 KOhm
Q103, 2N5771
Q102, 2N5771
Q105, 2N5770
Q104, 2N5770
R138, 2.0 KOhm
R128, 100 ohm



CR102, 1N5221
R123, 910 ohm
R122, 910 ohm
R115, 200 ohm
R116, 200 ohm
R120, 510 ohm
R132, 1.1 KOhm
R134, 1.1 KOhm
C121, 0.1 uF
R114, 150 ohm



C133, 0.1 uF
R124, 180 ohm
R135, 200 ohm
R133, 200 ohm
CR104, 1N5221
C140, 0.1 uF
R136, 180 ohm
CR101, 1N4148
R137, 240 ohm
C141, 0.1 uF



P100, 5K, 3/4 W potentiometer

R109, 270 ohm

